Abstract-The quantization of extrinsic information passed between two component decoders in a classical binary turbo decoder is considered and it is found that decoding with only a single bit of precision is possible. The proposed quantization scheme is studied via EXIT analysis using a BSC (Binary Symmetric Channel) model. The quantization method is verified via computer simulation, and it is shown that performance loss due to single bit quantization is surprisingly small, about 0.6dB, compared to infinite precision turbo decoding.
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I. INTRODUCTION

Q
UANTIZATION is a crucial step in transforming ideal conceptual models into practical working solution (chip). As long as digital circuits rely on finite precision representations of numbers it is desirable to represent information in compact form with a performance loss as small as possible.
Until now little has been published in the area of turbo decoding quantization. In [1] and [2] the quantization of channel values is considered and [3] treats the quantization of the decoder's internal variables, α and β. However, these may not present the major storage problem, using sliding window schemes, which have very small memory requirements. [4] considers the aspect of extrinsic information quantization, using as many as 8-32 bits to represent an extrinsic value. In this paper we drastically reduce the number of required bits, since extrinsic information, if inefficiently represented, may require large amounts of memory for large codes. There is a need to represent extrinsic information in compact form to lower memory needs and therefore directly reduce processing loads at the decoder.
We have developed a quantization scheme that requires only one bit to represent extrinsics in binary turbo system. In this way we have to store in memory only hard decisions of the extrinsics, as well as a set of simple weighting factors which is common to all extrinsics.
II. TURBO SYSTEM STRUCTURE, DECODING STRATEGY AND EXIT ANALYSIS
Traditional turbo codes employ two recursive systematic convolutional codes separated by an interleaver in a parallel concatenation [5] . Two component code decoders are used to form the complete turbo decoder, a revolutionary decoding strategy operated iteratively, where each component decoder uses partial information about the transmitted sequence supplied by the other component decoder from a previous decoding step. The component decoders use the well-known BCJR algorithm [6] , also known as APP (A Posteriori Probability) decoding. The great interest in this type of coding/decoding stems from the fact that for large interleaver sizes turbo codes can perform very closely to the theoretical limits developed by Shannon in his seminal 1948 paper [7] . An elegant and accurate performance analysis for particular component codes is the EXIT (Extrinsic Information Transfer) analysis presented in [8] . EXIT measures the reliability of extrinsic information passed between decoders. With EXIT it is possible to easily predict the convergence behavior of particular combinations of component codes for large block sizes. We use EXIT analysis in examining proper weighting factors that maximize the performance of our quantized decoder system. As mentioned, each decoder processes information and passes the resulting extrinsic information to the other decoder, which uses it as a priori information (LLR a ). The extrinsic information (LLR ext ) is obtained using the following formula:
where LLR is the complete a posteriori probability of a bit, as computed by the component decoder, and σ 2 is the Gaussian channel noise variance. 
III. ONE BIT EXTRINSIC INFORMATION QUANTIZATION
In Fig. 1 we present the main idea of a 1-bit quantization decoder. The quantized extrinsics (signs of the original extrinsics) are inter/deinterleaved and, when used by an APP decoder as a priori information, they are multiplied by a weighting factor collected from a look-up table. This weighting factor is constant for a complete decoding path of the component APP decoders, but varies with iteration number, choice of particular component code, and the signal-to-noise ratio. In the following we assume that an iteration means a single decoding path of both component APP decoders.
In order to find proper weighting factors and examine the performance of the system with single bit quantization we study the test system shown in Fig. 2 . It employs a BSC test-channel with crossover probability ε to model the hard decision a priori information. This setup can now be used to perform an EXIT analysis of the quantized system as follows. The encoded information sequence is sent via the Gaussian channel. At the decoder the noisy data is fed into the APP decoder via its channel input, jointly with a priori information, which is nothing else but the transmitted sequence corrupted by the BSC channel. The a priori mutual information between the extrinsics fed into the decoder and the transmitted sequence is given by I A = 1−H(ε), where H(·) is the binary entropy function and ε is the crossover probability of the BSC model. Similarly the extrinsic mutual information at the output is obtained as I E = 1 − H(BER), where BER is the hard decision error probability of the extrinsic output information produced by the APP decoder.
Expressing the absolute value of extrinsics in 1-bit quantized system as a function of ε, we assume:
The quantity in (2) represents a weighting factor with which the hard decision extrinsics from a previous APP decoder have to be multiplied in order to act as appropriate input LLRs to a current APP decoder (see Fig. 1 ). In order to predict the behavior of the system an EXIT analysis was performed for various noise power levels. The results are presented in Fig. 3 . It can easily be seen that an open "convergence channel" is found for SNR values larger than about 0.8dB, i.e., the corresponding EXIT curves does not cross the 45 degree line. We therefore expect the turbo cliff for our 1-bit system to occur at 0.8dB. EXIT analysis obtained with test system using proposed 1-bit quantization scheme. 
IV. PERFORMANCE
We have then simulated the performance of the 1-bit quantized turbo decoder using the following parameters: standard parallel concatenation configuration with component codes with generator polynomials (G FB , G FF ) = (023, 035), where G FB and G FF are feedback and feedforward polynomials respectively. No puncturing was used resulting in a rate R=1/3. The same random interleavers were used. The block length was 10K information bits. Simulations were terminated after collecting 100 bit errors. Fig. 4 presents the performance of our 1-bit quantized system, and infinite precision nonquantized turbo decoding.
The 1-bit quantization method has a BER which tends to flatten out. This is due to the fact that the weighting factors tend to cease changing significantly for iteration numbers higher than 6-7. This behavior is directly related to the key question on how to estimate the ε parameter, which represents the BER from a previous component decoder, and determines the weighting factors stored in memory. To find reliable estimates we simulated quantized turbo decoding system using sets of 100 frames. For every frame ε was evaluated, for each iteration and component decoder. The data collected was then condensed using one of two strategies. In first we simply averaged ε over simulated frames. In the second approach the worst case values (i.e., highest ε parameters) were selected. The weighting factors used are given in Table I  listed . As expected, the worst case strategy was superior for low SNR values (0.4 to 1.0dB), while for higher SNRs the average weighting factors worked better. This situation agrees with results from [5] , where the authors observed the effect of increasing BER with iterations for low SNR values 1 . However for an SNR higher or equal to 1.2dB initial decisions of the decoder using the mean approach are good. The results in Fig. 4 are obtained as a hybrid of those approaches. We also observe that for the chosen code the single-bit quantized system has a higher error floor than an infinite precision decoder (see Fig. 4 ). Since it is well-known that the performance of iterative decoding depends not only on the code properties, but also on the decoding algorithm, it is not surprising that performance of a quantized decoder is affected both in the waterfall and error floor regions.
To avoid evaluating logarithms of infinity (when ε = 0) in our simulations all ε values were set to a minimum of 10 −4 corresponding to one error in the extrinsics for each frame of length 10 4 . Generally this added value would be 10 −x for a frame size 10 x .
V. CONCLUSION
In this letter we have demonstrated that turbo decoding is possible with only sign information of the extrinsics and incurs only little loss. When the extrinsics are used as a priori 1 In order to overcome this effect they decreased extrinsic information values by some factor (found empirically by performing series of test simulations). If the problem was observed in non-quantized simulations it is certainly not unexpected in a single-bit system. information, their values are weighted by a constant stored in a look-up table, which is indexed by the iteration and current component decoder number. This table in fact does not require much storage and the factors can be approximated by power of two combinations, leading to efficient shift-andadd multipliers. With our approach we have greatly reduced memory requirements of turbo decoders without significant loss in performance compared to infinite precision decoding. This loss is only about 0.6-0.7dB for the chosen 16-state component codes with block length of 10K information bits. The internal variables of APP decoders as well as channel values were represented with floating point precision. If these are also quantized, which is not our concern here, the actual loss of the proposed 1-bit scheme would be somewhat larger than 0.6dB, but a similar extra loss is experienced by any other implementation as well. No special efforts were made to optimize the weighting factors for the given system to obtain the best possible performance in the turbo cliff as well as in the error floor region, but we have no doubt that performance can be improved further through a careful design of the weighting factors and interleaver designs.
A precise analysis of the error floor is beyond the scope of this paper, but for practical single-bit implementations, a careful optimization of both weighting factor and interleaver design would have to be carried out to lower the error floor, probably via error trapping [9] .
